

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/778,466	02/07/2001	Mark Phillips	S1022/8618	5904
23628	7590 06/06/2005		EXAMINER	
WOLF GREENFIELD & SACKS, PC			MCCARTHY, CHRISTOPHER S	
	RESERVE PLAZA ITIC AVENUE		ART UNIT	PAPER NUMBER
BOSTON, 1	MA 02210-2211		2113	
			DATE MAILED: 06/06/200:	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/778,466	PHILLIPS, MARK				
Office Action Summary	Examiner	Art Unit				
	Christopher S. McCartl	ny 2113				
The MAILING DATE of this commu Period for Reply	nication appears on the cover shee	t with the correspondence address				
A SHORTENED STATUTORY PERIOD I THE MAILING DATE OF THIS COMMUN - Extensions of time may be available under the provision after SIX (6) MONTHS from the mailing date of this com - If the period for reply specified above is less than thirty of If NO period for reply is specified above, the maximum of - Failure to reply within the set or extended period for reply Any reply received by the Office later than three months earned patent term adjustment. See 37 CFR 1.704(b).	NICATION. Is of 37 CFR 1.136(a). In no event, however, maintunication. (30) days, a reply within the statutory minimum of statutory period will apply and will expire SIX (6) by will, by statute, cause the application to become	by a reply be timely filed If thirty (30) days will be considered timely. MONTHS from the mailing date of this communication ABANDONED (35 U.S.C. § 133).	1.			
Status						
1) Responsive to communication(s) file	led on <u>31 <i>March 2005</i></u> .					
2a) ☐ This action is FINAL .	This action is FINAL . 2b)⊠ This action is non-final.					
3) Since this application is in condition	n for allowance except for formal n	natters, prosecution as to the merits is	3			
closed in accordance with the prac	tice under Ex parte Quayle, 1935	C.D. 11, 453 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-20 is/are pending in the	application.					
4a) Of the above claim(s) is/s	are withdrawn from consideration.					
5)⊠ Claim(s) <u>14-20</u> is/are allowed.	, in the second					
6)⊠ Claim(s) <u>1-3 and 5-13</u> is/are rejecte	ed.					
7) Claim(s) 4 is/are objected to.						
8) Claim(s) are subject to restri	iction and/or election requirement.					
Application Papers						
9)☐ The specification is objected to by the	he Examiner.					
10) $oxtimes$ The drawing(s) filed on ${\it 07 \ February}$	(2001) is/are: a) \boxtimes accepted or b)	objected to by the Examiner.				
Applicant may not request that any obj	ection to the drawing(s) be held in abe	yance. See 37 CFR 1.85(a).				
	-	ring(s) is objected to. See 37 CFR 1.121(d	d).			
11) The oath or declaration is objected	to by the Examiner. Note the attac	hed Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim a)⊠ All b)□ Some * c)□ None of: 1.⊠ Certified copies of the priority	y documents have been received.					
	y documents have been received i					
·	•	een received in this National Stage				
* See the attached detailed Office acti	onal Bureau (PCT Rule 17.2(a)).	not received				
ood the attached detailed emocratic	on to a not of the contined depices	iot received.				
Attachment(s)						
1) Notice of References Cited (PTO-892)	. 4) 🔀 Intervi	ew Summary (PTO-413)				
2) D Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper	No(s)/Mail Date. <u>5/13/05</u> .				
 Information Disclosure Statement(s) (PTO-1449 of Paper No(s)/Mail Date 	or PTO/SB/08) 5)	of Informal Patent Application (PTO-152)				
S. Patent and Trademark Office TOL-326 (Rev. 1-04)	Office Action Summary	Part of Paper No./Mail Date 200505	13 IR			

4

Application/Control Number: 09/778,466 Page 2

Art Unit: 2113

DETAILED ACTION

1. Claims 1-3, 5-13 are rejected under 35 U.S.C. 102(e) as being anticipated by Weaver Johnson et al. U.S. Patent 6,173,421, as cited in prior office action, which was mailed on 11/30/2004.

- 2. Claim 4 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 3. Claims 14-20 are allowed.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 1-3, 5-13 are rejected under 35 U.S.C. 102(e) as being anticipated by Weaver Johnson et al. U.S. Patent 6,173,421.

As per claim 1, Weaver Johnson ("Johnson") teaches a method of debugging a target system using a host system connected thereto (column 7, lines 8-14; column 8, lines 4-32) comprising a digital signal processor having associated memory comprising plural addressable locations (column 7, lines 15-43), said target system further having a reserved storage location designated as a vector address (column 7, lines 48-53, wherein, the call stack of the Johnson is equivalent to the vector of the present application), said memory further storing a plurality of application programs (column 7, lines 43-54; column 6, lines 42-46), each application program having respective associated exception handler code (column 3, lines 34-40), the method comprising: dynamically loading a stack to a reserved region of said memory (column 3, lines 43-46; column 9, line 50 – column 10, line 11, wherein, the central stack is equivalent to the stack of the present application); causing the vector address of said target system to point to said stack (column 10, lines 63-66, wherein, the call stack points to the central stack), whereby all said application programs use said stack for a particular exception (column 9, line 30 – column 10, line 11).

As per claim 2, Johnson teaches the method of claim 1 further comprising the steps of: dynamically loading a library (column 9, lines 50-63) to said target system from said host system (column 7, lines 8-14) whereby said dynamically loaded library has an entry point at one of said plural addressable locations (column 9, line 50 – column 10, line 11), wherein said library includes at least one routine needed for running at least one of said applications (column 4, lines 14-25); and storing information indicative of the address of said one location at a reserved location in said stack (column 10, lines 63-66).

As per claim 3, Johnson teaches the method of claim 2 further comprising the step of: using said host system to start one of said applications (column 7, lines 8-14), whereby a running application identifies the need for said at least one routine (column 4, lines 15-19); reading said vector address; using the contents of the vector address to access said stack (column 10, lines 63-66); reading said reserved stack location to derive the entry point of said library to said application; calling said at least one routine from said library (column 9, line 30 – column 10, line 11).

As per claim 5, Johnson teaches the method of claim 3 wherein said at least one routine comprises a routine enabling a hardware bug to be worked round (column 3, line 52 – column 4, line 14).

As per claim 6, Johnson teaches the method of claim 3 wherein said step of calling comprises supplying a first item of data indicative of the at least one routine and a second item of data for the operation to be performed by said at least one routine (column 9, line 30 – column 10, line 66).

As per claim 7, Johnson teaches the method of claim 6 wherein said at least one routine returns an item of data to said application (column 9, line 30 – column 10, line 66).

As per claim 8, Johnson teaches the method of claim 6 wherein each said data item comprises a machine word (column 17, lines 4-21).

As per claim 9, Johnson teaches device for debugging a target system, the device comprising a host system connected thereto (column 7, lines 8-14; column 8, lines 4-32), the target system comprising a digital signal processor having associated memory comprising a plurality of addressable locations (column 7, lines 15-43), said target system further having a

reserved storage location designated as a vector address (column 7, lines 48-53), said memory further storing a plurality of application programs (column 7, lines 43-54), each application program having respective associated exception handler code (column 3, lines 34-40), the device further comprising: stack dynamic loading circuitry in said host system for dynamically loading a stack to a reserved region of said memory (column 3, lines 43-46; column 9, line 50 – column 10, line 11), whereby said loading circuitry comprises an indication of the location in said memory of said stack; and vector writing circuitry receiving said indication, and writing to said the vector address of said target system the address of said stack whereby all said application programs use the said stack for a particular exception (column 9, line 30 – column 10, line 66).

As per claim 10, Johnson teaches the device of claim 9 further comprising: a computer file in said host (column 7, line 8-14), said file comprising a library having a routine needed by at least one of said applications (column 3, lines 34-40; column 9, lines 50-63); library dynamic loading circuitry for dynamically loading said library to said target from said host whereby said dynamically loaded library has an entry point at one of said plural addressable locations (column 3, lines 34-40; column 9, lines 50-63); and stack writing circuitry for storing information indicative of the address of said one location at a reserved location in said stack (column 4, lines 14-25; column 10, lines 63-66).

As per claim 11, Johnson teaches the device of claim 10 further comprising: control circuitry in said host for starting one of said applications (column 7, lines 8-14), whereby a running application identifies the need for said routine (column 4, lines 15-19); vector reading circuitry in said target for reading the content of said vector address; addressing circuitry for using the contents of the vector address to access said stack; stack reading circuitry for reading

Page 6

said reserved stack location to derive the entry point of said library to said application; calling circuitry for calling said routine from said library (column 9, line 30 – column 10, line 66).

As per claim 12, Johnson teaches the device of claim 11 wherein said calling circuitry is operable to supply a first item of data indicative of the routine and a second item of data for the operation to be performed by said routine (column 9, line 30 – column 10, line 66).

As per claim 13, Johnson teaches the device of claim 12 wherein each said data item comprises a machine word (column 17, lines 4-20).

Allowable Subject Matter

- 6. Claims 14-20 are allowed.
- 7. Claim 4 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Reasons for Allowance

8. The following is an examiner's statement of reasons for allowance: When read as a whole, claim 14 is allowable with respect to the limitation of dynamically loading a library from the host system to the target system, the library including a communication routine enabling the host system and the target system to communicate.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue

fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Response to Arguments

9. Applicant's arguments filed 3/31/2005 have been fully considered but they are not persuasive.

With respect to claims 1 and 9, the applicant has amended and argued that Johnson does not teach a vector address to point to a stack. The examiner respectfully disagrees. As argued in past actions, the examiner interprets the call stack of Johnson as equivalent to the vector of the present invention, and the call stack points to the central stack. Renaming the vector location as a vector address does not overcome this teaching. A stack is inherently located at a memory address, so the call stack begins at a designated address in memory. As the applicant teaches in the present invention specification "As used in this document, a vector is a reserved area, typically at a hard-wired location, used to contain address data of a key system entity. A pointer is a general holder of the address of a selected (arbitrary) entity." The applicant states in the current Remarks section that Johnson teaches "Johnson describes causing error-handling software macros (i.e., pointers) of a software construct (call stack 55) to point to a stack." The examiner holds the contention that the stack is located at a designated location and the stack contains pointers to addresses. Therefore, the amendment does not overcome the Johnson reference and the applicable claims stand rejected.

The applicant is urged to move the allowable contents of claim 4, and all intervening claims, into the rejected independent claims to expedite prosecution of this application.

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: See attached PTO-892.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher S. McCarthy whose telephone number is (571)272-3651. The examiner can normally be reached on M-F, 9 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571)272-3645. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ROBERT BEAUSOLIEL

MCHROLOGY CENTER 27 00